DTCO Spice CFET A5 SRAM - Application Example

{“@id”:”/api/v1/downloads/2296″,”@type”:”Download”,”id”:2296,”title”:”DTCO Spice CFET A5 SRAM – Application Example”,”filename”:”DTCO_CFET_A5_Spice_SRAM”,”abstract”:” In this example, an efficient approach for DTCO is demonstrated which combines parasitics extraction (PEX), BSIM model card calibration, and SPICE simulations of a 6T-SRAM cell employing CFET A5 technology with pMOS pass-gates. “,”level”:3,”doi”:null,”status”:”published”,”remarks”:null,”files”:[{“@type”:”File”,”id”:19461,”name”:”DTCO_CFET_A5_Spice_SRAM.zip”,”bytes”:569995821},{“@type”:”File”,”id”:19462,”name”:”DTCO_CFET_A5_Spice_SRAM.png”,”bytes”:16711},{“@type”:”File”,”id”:19463,”name”:”DTCO_CFET_A5_Spice_SRAM.pdf”,”bytes”:833797}],”tags”:[{“@id”:”/api/v1/download_tags/16″,”@type”:”DownloadTag”,”id”:16,”name”:”doe”},{“@id”:”/api/v1/download_tags/18″,”@type”:”DownloadTag”,”id”:18,”name”:”dtco”},{“@id”:”/api/v1/download_tags/23″,”@type”:”DownloadTag”,”id”:23,”name”:”example”},{“@id”:”/api/v1/download_tags/31″,”@type”:”DownloadTag”,”id”:31,”name”:”structure”},{“@id”:”/api/v1/download_tags/73″,”@type”:”DownloadTag”,”id”:73,”name”:”layout to circuit”},{“@id”:”/api/v1/download_tags/74″,”@type”:”DownloadTag”,”id”:74,”name”:”parasitics extraction”},{“@id”:”/api/v1/download_tags/97″,”@type”:”DownloadTag”,”id”:97,”name”:”cfet”},{“@id”:”/api/v1/download_tags/168″,”@type”:”DownloadTag”,”id”:168,”name”:”release-gts-2024-03″}],”date”:”2024-09-17T00:00:00+02:00″,”authors”:null}